

Docket No. 210067US2/rm



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Hidemasa ZAMA, et al.

SERIAL NO: 09/883,959

GAU: 2819

FILED: June 20, 2001

EXAMINER: V. TAN

RCE FILED: February 28, 2003

FOR: SEMICONDUCTOR INTEGRATED CIRCUIT, LOGIC OPERATION CIRCUIT, AND FLIP FLOP

RECEIVED
JUL 7 2003
TC 2800 MAIL ROOM

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS
ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references cited in the attached European Search Report listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- Each item of information contained in this information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

- Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

07/03/2003 SDENB0B1 00000102 09883959

01 FC:1806

180.00 0P

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.

Surinder Sachar

Marvin J. Spivak


Registration No. 24,913

Surinder Sachar
Registration No. 34,423



22850

Tel. (703) 413-3000
Fax. (703) 413-2220
(OSMMN 05/03)

Form PTO 1449
(Modified)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

LIST OF REFERENCES CITED BY APPLICANT

ATTY DOCKET NO.
210067US2SERIAL NO.
09/883,959

APPLICANT

Hidemasa ZAMA, et al.

FILING DATE: June 20, 2001

GROUP
2819

RCE FILED: February 28, 2003

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						

16-2800 MAIL ROOM
RECEIVED
JUL 02 2003
U.S. PATENT AND TRADEMARK OFFICE

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES	NO
	AO	0 809 362	11/26/97	EUROPE		
	AP					
	AQ					
	AR					
	AS					
	AT					
	AU					
	AV					

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)

AW	K. FUJII, et al., Solid-State Circuits Conference, 1998. Digest of Technical Papers, pgs. 190-191, XP-010278580, "A SUB-1V TRIPLE THRESHOLD CMOS/SIMOX CIRCUIT FOR ACTIVE POWER REDUCTION", February 5, 1998
AX	N. SHIBATA, et al., IEEE Journal of Solid-State Circuits, Vol. 34, No. 6, pgs. 866-877, XP-000913041, "A 1-V, 10-MHz, 3.5-mW, 1Mb MTCMOS SRAM WITH CHARGE-RECYCLING INPUT/OUTPUT BUFFERS", June 1999
AY	
AZ	
	<input type="checkbox"/> Additional References sheet(s) attached
Examiner	Date Considered

*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.